

08-31-00

A

+

Please type a plus sign (+) inside this box → PTO/SB/05 (4/98)  
Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. 20-0139

First Inventor or Application Identifier Michael E. Campbell

Title See 1 in Addendum

Express Mail Label No. EK745231754US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1.  \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2.  Specification [Total Pages 42]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3.  Drawing(s) (35 U.S.C. 113) [Total Sheets 8]
4. Oath or Declaration [Total Pages 3]
  - a.  Newly executed (original or copy)
  - b.  Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - i.  DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

\* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

5.  Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a.  Computer Readable Copy
  - b.  Paper Copy (identical to computer copy)
  - c.  Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7.  Assignment Papers (cover sheet & document(s))
8.  37 C.F.R. § 3.73(b) Statement  Power of  
(when there is an assignee)  Attorney
9.  English Translation Document (if applicable)
10.  Information Disclosure  Copies of IDS  
 Statement (IDS)/PTO-1449  Citations
11.  Preliminary Amendment
12.  Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13.  \* Small Entity  Statement filed in prior application  
 Statement(s)  Status still proper and desired  
(PTO/SB/09-12)
14.  Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15.  Other: .....

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

Continuation  Divisional  Continuation-in-part (CIP) of prior application No: \_\_\_\_\_ / \_\_\_\_\_

Prior application information: Examiner \_\_\_\_\_ Group / Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label /  (Insert Customer No. or Attach bar code label here)

or  Correspondence address below

Name	Patent Counsel TRW Inc.				
Address	One Space Park				
City	Redondo Beach	State	CA	Zip Code	90278
Country		Telephone	310-812-4910	Fax	310-812-2687

Name (Print/Type)	Robert W. Keller	Registration No. (Attorney/Agent)	25,347
Signature	Robert W. Keller		
		Date	8/30/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Attachment to PTO/SB/05 (4/98) Utility Patent Application  
Transmittal

1. TRANSCEIVER-PROCESSOR BUILDING BLOCK FOR ELECTRONIC RADIO SYSTEMS

jc542 U.S. PRO  
09/651754  
  
06/30/00

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# FEE TRANSMITTAL

## for FY 2000

Patent fees are subject to annual revision.

Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12. See 37 C.F.R. §§ 1.27 and 1.28.

TOTAL AMOUNT OF PAYMENT (\$766.00)

## Complete if Known

Application Number	
Filing Date	August 30, 2000
First Named Inventor	Michael E. Campbell
Examiner Name	Not Assigned
Group / Art Unit	N/A
Attorney Docket No.	20-0139

METHOD OF PAYMENT (check one)				FEE CALCULATION (continued)			
1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to: Deposit Account Number <b>20-1515</b> Deposit Account Name <b>TRW Inc.</b> <input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR §§ 1.16 and 1.17				3. ADDITIONAL FEES Large Entity Small Entity Fee Fee Fee Fee Fee Description Fee Paid Code (\$) Code (\$) Code (\$) Code (\$) 105 130 205 65 Surcharge - late filing fee or oath 0.00 127 50 227 25 Surcharge - late provisional filing fee or cover sheet. 0.00 139 130 139 130 Non-English specification 0.00 147 2,520 147 2,520 For filing a request for reexamination 0.00 112 920* 112 920* Requesting publication of SIR prior to Examiner action 0.00 113 1,840* 113 1,840* Requesting publication of SIR after Examiner action 0.00 115 110 215 55 Extension for reply within first month 0.00 116 380 216 190 Extension for reply within second month 0.00 117 870 217 435 Extension for reply within third month 0.00 118 1,360 218 680 Extension for reply within fourth month 0.00 128 1,850 228 925 Extension for reply within fifth month 0.00 119 300 219 150 Notice of Appeal 0.00 120 300 220 150 Filing a brief in support of an appeal 0.00 121 260 221 130 Request for oral hearing 0.00 138 1,510 138 1,510 Petition to institute a public use proceeding 0.00 140 110 240 55 Petition to revive - unavoidable 0.00 141 1,210 241 605 Petition to revive - unintentional 0.00 142 1,210 242 605 Utility issue fee (or reissue) 0.00 143 430 243 215 Design issue fee 0.00 144 580 244 290 Plant issue fee 0.00 122 130 122 130 Petitions to the Commissioner 0.00 123 50 123 50 Petitions related to provisional applications 0.00 126 240 126 240 Submission of Information Disclosure Stmt 0.00 581 40 581 40 Recording each patent assignment per property (times number of properties) 40.00 146 690 246 345 Filing a submission after final rejection (37 CFR § 1.129(a)) 0.00 149 690 249 345 For each additional invention to be examined (37 CFR § 1.129(b)) 0.00 Other fee (specify) _____ 0.00 Other fee (specify) _____ 0.00			
2. <input type="checkbox"/> Payment Enclosed: <input type="checkbox"/> Check <input type="checkbox"/> Money Order <input type="checkbox"/> Other							
FEE CALCULATION							
1. BASIC FILING FEE Large Entity Small Entity Fee Fee Fee Fee Fee Description Fee Paid Code (\$) Code (\$) Code (\$) Code (\$) 101 690 201 345 Utility filing fee <b>690.00</b> 106 310 206 155 Design filing fee 107 480 207 240 Plant filing fee 108 690 208 345 Reissue filing fee 114 150 214 75 Provisional filing fee							
SUBTOTAL (1) (\$690.00)							
2. EXTRA CLAIM FEES Extra Claims Fee from below Fee Paid Total Claims <b>22</b> -20** = <b>2</b> x <b>18</b> = <b>36</b> Independent Claims <b>3</b> - 3** = <b>0</b> x <b>78</b> = <b>0</b> Multiple Dependent _____ = <b>0</b>							
**or number previously paid, if greater; For Reissues, see below							
Large Entity Small Entity Fee Fee Fee Fee Fee Description Code (\$) Code (\$) Code (\$) 103 18 203 9 Claims in excess of 20 102 78 202 39 Independent claims in excess of 3 104 260 204 130 Multiple dependent claim, if not paid 109 78 209 39 ** Reissue independent claims over original patent 110 18 210 9 ** Reissue claims in excess of 20 and over original patent							
SUBTOTAL (2) (\$36.00)							
* Reduced by Basic Filing Fee Paid <b>SUBTOTAL (3) (\$40.00)</b>							

## SUBMITTED BY

## Complete (if applicable)

Name (Print/Type)	Robert W. Keller	Registration No. (Attorney/Agent)	25,347	Telephone	310-812-4910
Signature	<i>Robert W. Keller</i>			Date	8/30/00

## WARNING:

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

CERTIFICATE OF MAILING

Express Mail Mailing Label No. EK745231754US

Date of Deposit August 30, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner of Patents and Trademarks, Washington, DC 20231.

Mailer Lynn E. Cabiles

(print)

Mailer Lynn E. Cabiles

(signature)

**TRANSCEIVER-PROCESSOR BUILDING**

**BLOCK FOR ELECTRONIC RADIO SYSTEMS**

CROSS-REFERENCE TO RELATED APPLICATIONS

5 This Application is related to TRW Docket No. 20-0138, Serial No. \_\_\_\_\_, filed concurrently herewith, and TRW Docket No. 20-0140, Serial No. \_\_\_\_\_, filed concurrently herewith.

10 BACKGROUND OF THE INVENTION

The present invention relates to avionics and electronic radio systems. In particular, the present invention relates to a transceiver-processor building block for an electronic radio system.

Military aircraft require an electronic radio or CNI avionics system capable of implementing three important classes of functions: communications, navigation and identification (CNI). Communications functions include, for example, communicating over a voice radio and interfacing into a data network; navigation functions include, for example, receiving input radio beacons, Instrument Landing System indicators and the global positioning system (GPS); identification functions include, for example, friend-or-foe interrogation. In the case of civilian aircraft, where identification functions are not required, surveillance functions are typically substituted. Surveillance functions include, for example, identification, and position and flight path determination of other aircraft. Communication functions, navigation functions, identification functions, and surveillance functions are generally referred below as the radio functions of an electronic radio system. However, this invention is not limited to just communication, navigation and identification (e.g., electronic warfare).

In the past, a predetermined set of independent resource assets implemented a typical radio function. Resource assets include, for example, antennas, antenna preconditioning

units, transceivers (or transmitters and receivers), transmitters, modems (or modulators and demodulators), digital signal processors, amplifiers, microphones, headsets, and the like. Thus, a voice channel reception radio function 5 might be implemented using an antenna, an antenna preconditioning unit, a preselection filter/amplifier, a receiver, a demodulator, a digital to analog converter, and a headset. The resource assets were dedicated as a point 10 design to the particular radio function that the resource assets were designed to perform.

In other words, prior electronic radio systems were developed using point design architectures that were unique to the radio functionality being provided. Each radio function required a separate dedicated architecture that lead 15 to a fixed design that was difficult to modify, for example, for performance upgrades, capability additions, and technology enhancements. As the total number of radio functions increased that the aircraft was required to perform, so did the complexity and the size, weight, and 20 power requirements of the electronic radio system as a whole. However, the need to limit the size, weight, and power requirements in an aircraft is paramount.

Aircraft, and in particular military aircraft, commonly have their flight plans (called mission, such as, Close Air Support, CAS) broken up into units referred to as mission segments. Commonly, during any given mission segment, the 5 aircraft exercises only a predetermined subset of the radio functions that the aircraft supports. As examples, missions segments may include "Departure and Recovery", during which a first subset of radio functions operate, "Air-to-Air Combat and Ground Attack", during which a second subset or radio 10 functions operate, and "Safe Return to Base", during which a third subset or radio functions operate. Although the aircraft uses only a subset of all its radio functions during a mission segment, past electronic radio system designs often required the aircraft to carry all of the resource assets 15 necessary to provide the full set of radio functions at all times.

The path that radio function data takes through the resource assets that support that radio function is referred to as a function thread. For example, a VHF voice reception 20 radio function thread may start at a VHF antenna, continue through a VHF antenna interface unit, a VHF receiver, a signal processor, and finally a headset. One disadvantageous

aspect of prior design techniques was that radio function threads were formed using independent sets of resource assets. In other words, resource assets were not shared based upon the radio function requirements for the post,  
5 current, and future mission segment, thereby leading to the over-inclusion of resource assets to realize the electronic radio system.

In an effort to limit the size, weight, and cost of a electronic radio system, a building block approach was  
10 developed. Each building block was capable of performing a portion of the processing required by several different radio functions. However, many different types of building blocks existed. Thus, while an electronic radio system built using the wide variety of building blocks was able to share common  
15 installation, packaging and infrastructure resources, the resulting integrated control and data routing created complex interdependencies between radio functions. The interdependencies further complicated the development cycle, and increased the potential for unexpected impact on existing  
20 radio functions as a result of repair, replacement, or upgrade of another radio function.

A need has long existed in the industry for a transceiver-processor building block for an electronic radio system that addresses the problems noted above and others previously experienced.

5

#### BRIEF SUMMARY OF THE INVENTION

A preferred embodiment of the present invention provides a transceiver-processor building block for an electronic radio system multifunction slice. The building block 10 includes several transceivers, a processor connected to the transceivers, and a control and data transfer bus architecture. The bus architecture includes a local RF control bus coupled between the processor and the transceivers. A radio network bus is also provided and 15 connected to the processor.

The local RF control bus is inaccessible directly from outside the multifunction slice. In contrast, the network bus is accessible directly from outside the multifunction slice. The building block or multifunction slice may provide 20 a radio network bus connector (e.g., an IEEE-1394 bus connector) for this purpose.

The building block may also include an external control bus connected to the processor. An external control bus connector then provides direct accessibility to the external control bus from outside the multifunction slice. The local 5 RF control bus carries control data from the processor to the transceivers. The radio network bus carries voice, data, function coordination control information, and relay data between multifunction slices. The external control bus controls assets outside of the multifunction slice (e.g., 10 antenna preconditions, antenna configuration data, and switches). The building block may enhance separation between the network bus and the local RF control bus with electromagnetic shielding to prevent undesirable radiation of unencrypted or sensitive data into space.

15 The transceiver-processor building block may be used in an electronic radio system multifunction slice for supporting communication threads. The multifunction slice includes a RF aperture interface, transmitters, transceivers coupled to the RF aperture interface, and a processor coupled to the 20 transceivers. The multifunction slice also includes a local RF control bus inaccessible directly from outside the

multifunction slice and connected between the processor, the transceivers, and the RF aperture.

A radio network bus couples to the processor and to a radio network bus connector that provides direct accessibility to the radio network bus from outside the multifunction slice. The multifunction slice also includes a avionics interface coupled to the processor, the avionics interface providing a core avionics output (carrying receive data, for example) and a core avionics input (carrying data to transmit, for example). In addition, the multifunction slice preferably includes an external control bus connected to the processor as well as an external control bus connector providing direct accessibility to the external control bus from outside the multifunction slice.

15

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates an electronic radio system multifunction slice.

Figure 2 illustrates a multifunction electronic radio system implemented using multifunction slices.

Figure 3 shows a method for implementing a multifunction electronic radio system using multifunction slices.

Figure 4 illustrates an electronic radio system with reprogrammable resource assets.

5 Figure 5 shows a method for controlling a set of resource assets in an electronic radio system.

Figure 6 shows a method for designing an electronic radio system.

10 Figure 7 illustrates a transceiver-processor building block for an electronic radio system.

Figure 8 shows a method for operating a transceiver-processor building block.

#### DETAILED DESCRIPTION OF THE INVENTION

15 Turning now to Figure 1, that figure illustrates an electronic radio system multifunction slice 100 for an electronic radio system. The multifunction slice 100 includes an antenna interface/transmitter 102, a processor 104, multi-band transceivers 106, 108, 110 and 112, and an

avionics interface 114. The processor 104 and the transceivers 106, 108, 110 and 112 are shown grouped together as a transceiver-processor building block 116. The transceiver-processor building block 116 is discussed in 5 detail below with reference to Figures 7 and 8. Each multifunction slice is a programmable multifunction radio identical in construction to every other multifunction slice, and, as will be described below, may be coupled together to create more complex electronic radio systems. Note that while 10 the multifunction slice 100 is shown as having four transceivers 106, 108, 110 and 112, a multifunction slice may have greater or fewer transceivers, according to the particular application, and optimization of resource assets as described below. The core transceiver-processor building 15 block 116 can contain as few as one transceiver, however, with the increased capabilities currently being provided and projected by DSPs, a larger number of transceivers results in a more capable, efficient and flexible design block.

The transceivers 106, 108, 110 and 112 provide transmit 20 and receive functionality in the frequency spectrum assigned to the radio functions for which the multifunction slice 100 is responsible. The transceivers 106, 108, 110, and 112 are

preferably tunable over a very wide range of frequencies while keeping the complexity (and cost) to a minimum (e.g., from LO-VHF band to L band) in order to support a wide range of radio function frequencies. Functions outside of the core 5 frequency design bands can be implemented by providing frequency up-down converters in the antenna interface/transmitter or antenna preconditioner assets. As a result, fewer transceiver types are generally needed in each multifunction slice, thereby facilitating the size, weight, 10 and cost benefits of the slice based architecture described in more detail below.

The antenna interface/transmitter 102 of the slice couples one or more antenna preconditioners to the transceivers 106, 108, 110 and 112. The antenna interface 15 102 is accessible external to the slice through the antenna connector 120. The processor 104 controls the mapping of particular antenna preconditioners to particular transceivers. This control is provided in the form of RF control signals sent from the processor 104 to the antenna 20 interface/transmitter 102 over the local RF control bus 122.

The processor 104 is accessible external to the multifunction slice 100 at one or more radio network bus

connectors 124. The multifunction slice 100 may be interconnected to one or more other multifunction slices through the network bus connectors 124. The local RF control bus 122 also connects the processor 104 to each of the 5 transceivers 106, 108, 110 and 112 to provide control commands to transceivers 106, 108, 110 and 112. Bi-directional baseband data interfaces 10w, 10x, 10y, 10z are provided between the processor 104 and the transceivers 106, 108, 110, and 112. The processor 104 and its interconnection 10 with other components of the electronic radio system multifunction slice 100 is discussed in detail with respect to Figures 7 and 8 below.

The avionics interface 114 couples the core avionics of the aircraft to the processor 104. The avionics interface 15 provides an avionics input 126 and an avionics output 128. The avionics input 126 and output 128 are accessible at the avionics connector 130 of the electronic radio system multifunction slice 100. The avionics input 126 may be used, for example, to accept unencrypted voice or data signals that 20 are to be encrypted and then transmitted. The avionics output 128 may provide, for example, data signals that have been received and decrypted.

With reference now to Figure 2, that figure illustrates a multifunction electronic radio system 200 composed of four multifunction slices 202, 204, 206 and 208. The heart of each slice is the transceiver-processor block. Also shown in 5 Figure 2 are antenna apertures 210, 212, 214, and 216, antenna preconditioners 218, 220, 222, and 224, and core avionics network bus 226.

The multifunction slices 202, 204, 206, and 208 are interconnected in accordance with the requirements of the 10 particular bus architecture used to implement the radio network bus interface of each multifunction slice 202, 204, 206, and 208. For example, the multifunction slices 202, 204, 206 and 208, may be coupled together using IEEE-1394 serial connections 228, 230, and 232 between the radio 15 network bus connectors 234.

The multifunction slices 202, 204, 206, and 208 are coupled to the antenna preconditioners of the aircraft at the antenna connectors 236 of the electronic radio system multifunction slices 202, 204, 206 and 208. It is not 20 necessary that each multifunction slice 202, 204, 206, and 208 be connected to each of the antenna preconditioners. However, connecting a particular multifunction slice to a

particular antenna preconditioner allows that multifunction slice to run function threads through the preconditioner and associated antenna.

The multifunction slices 202, 204, 206, and 208 are also coupled to the core avionics network bus 226 of the aircraft at the avionics connectors 238 of the electronic radio system multifunction slices 202, 204, 206, and 208. The core avionics network bus 226 of the aircraft provides input to the multifunction slice from the rest of the aircraft. The core avionics network bus 226 also receives the output of the electronic radio system multifunction slices 202, 204, 206, and 208. The core avionics network bus 226 thereby servers as a general input / output structure that delivers information to be transmitted to the electronic radio system 200 and that delivers information received by the electronic radio system 200 to, as examples, headsets and cockpit displays, or aircraft computers and other on-board avionics.

Turning next to Figure 3, that figure shows a flowchart 300 of a method of implementing a multifunction electronic radio system. At step 302, the set of radio functions to be implemented by the electronic radio system is determined. The total number of simultaneous radio functions required and

the number of radio functions that each multifunction slice can implement will determine a minimum number of slices needed, given the capabilities of the transceiver-processor block being implemented within the slice. The larger the 5 processor throughput, the more transceiver channels can be used, resulting in more functions being assigned to the slice. The transceivers used in each identical multifunction slice are of course selected to support the frequency bands used by the radio function threads. By implementing a 10 transceiver operable over as wide frequency range as possible, fewer transceivers are generally needed in each multifunction slice.

At step 304, each of the radio functions identified in step 302 is assigned to a particular multifunction slice. At 15 step 306, each multifunction slice is connected to each of the antenna preconditioning units associated with a radio function supported by that multifunction slice. If, for example, multiple radio functions supported by a multifunction slice share a common preconditioner, then a 20 only single connection is preferably made to that preconditioner. At step 308, each multifunction slice is connected to the core avionics of the aircraft.

Once the multifunction slices are selected and interconnected, the processor portion of the transceiver processor block in the multifunction slices is primarily responsible for transmission and reception of voice and data over each function thread. As will be discussed in more detail below, in a multi-slice architecture one processor is assigned as a master processor and it may exercise coordination over each multifunction slices to program and reprogram the assignment of function threads to resource assets.

Turning next to Figure 4, that figure illustrates an electronic radio system 400 that is capable of reprogramming resource assets in real time. The electronic radio system 400 comprises antennas 402, 404, 406 and 408, antenna preconditioners 410, 412, 414, and 416, switch 418, the transceiver-processor block 405 consisting of transceivers 420, 422, 424 and 426, processor 428, and avionics interface 430. Note that in some cases the antenna preconditioner may be merely part of the RF cable, while in other cases it may contain amplifiers and filters to establish the function NF (sensitivity).

The antennas 402, 404, 406 and 408 support reception and transmission of signals at the frequencies assigned to the radio functions performed by the electronic radio system 400. While the electronic radio system 400 is shown in Figure 4 as 5 having four antennas, an electronic radio system may have more or fewer antennas depending on the particular function thread requirements of the electronic radio system 400. Each of the antennas 402, 404, 406, and 408 is coupled, respectively, to an antenna preconditioner 410, 412, 414 10 and 416.

The antenna preconditioners 410, 412, 414 and 416 are coupled to the antenna interface switch/transmitter 418. The antenna interface switch/transmitter 418 may contain, for example, a 4-by-4 switch. The interface switch/transmitter 15 418 may map on a one-to-one basis, or it may be capable of operating in a multicast mode. The antenna interface switch/transmitter in many cases establishes the NF (sensitivity) and pre-selection bandwidth for functions. Each of the transceivers 420, 422, 424 and 426, is also 20 connected to the switch 418. Voice and data from each of the transceivers 420, 422, 424 and 426, is communicated to the avionics interface 430 through the processor 428 via the

input connection 432 and the output connection 434 (which may be associated with a core avionics network bus connection described in Figure 7). Note that the antenna interface switch/transmitter 418 need not be an NxN switch, and that 5 additional switches may be provided between any of the resource assets. The processor 428 is preferably coupled to each switch provided, however, in order to support programmable function threads as described below.

The processor 428 is connected to each of the 10 transceivers 420, 424, 426 and 428 by the local RF control bus 436. The processor 428 controls the transceivers 420, 424, 426 and 428 by sending RF control signals over the RF control bus 436, for example, to command the transceiver to tune to a particular frequency and receive data, and to the 15 antenna interface switch/transmitter 418 to set static switches and tune filters. The processor 428 is also connected to the antenna interface switch/transmitter 418 (and any other switches provided) by means of switch control line 438, which is used for rapid switching and transmitter 20 control. The processor 428 may then send appropriate switching control signals over the switch control line 438 to control the low latency input / output behavior of the

antenna interface switch/transmitter 418. Information that is to be transmitted and received is communicated between the processor 428 and the transceivers 420, 422, 424 and 426 on the bi-directional baseband data interfaces 442.

5        During a particular mission segment, the processor 428 will generate RF control signals and switching control signals to create radio function threads that realize the radio functions required during that mission segment. For example, during a departure and recovery mission segment, the  
10      processor 428 generates RF control signals and switching control signals to create radio function threads to realize departure and recovery radio functions. Departure and recovery CNI functions may include, for example, voice communications, Instrument Landing Systems, indications and  
15      TACAN radio beacon acquisition.

      In this respect, the processor 428 acts as a switching control unit to provide signal interconnection between resource assets to implement complete function threads. Thus, for example, in a voice transmission radio function,  
20      the processor 428 implements a path from the core avionics, through the processor (where encoding and encryption may occur), through a transceiver (where modulation, filtering,

and IF amplification occur), through the antenna interface switch/transmitter 418 (where antenna connection and RF power transmission occur), to a preconditioner, and finally to an antenna for radiation into space.

5       When the aircraft changes mission segments, for example, to an air-to-air combat and ground attack mission segment, the processor 428 generates the RF control signals and switching control signals that create radio function threads that realize air-to-air combat and ground attack radio  
10      functions.    Air-to-air combat and ground attack radio functions may include, for example, encrypted voice communications, reception on data channels over which special orders are transmitted, C-cell, narrow-band (NB) data reception (from a satellite, for example), Integrated  
15      Broadcast Services (IBS), Interrogation, IFF Transponder, Radar Altimeter, Link-16 Secure Anti-Jam Data Link and Global Positioning System threads (GPS).

20      The processor 428 preferably generates RF control signals and switching control signals to implement only the radio function threads required in each mission segment.   As a result, the electronic radio system need include only the resource assets required to support the maximum simultaneous

number of radio function threads across the mission segments. For example, assume that Table 1 represents the resource assets required in each of three mission segments A, B and C. Table 2 then shows the resource assets needed to implement 5 the electronic radio system under prior independent resource asset design paradigms and the present reprogrammable resource asset paradigm.

Table 1

<b>Mission Segment</b>	<b>Resource Assets Required</b>
A	Q, R, S
B	R, S, T
C	R, R, S

Table 2

<b>Design Used</b>	<b>Assets Required</b>
Independent	Q, R, R, R, R, S, S, S, T
Reprogrammable	Q, R, R, S, T

10 As Table 2 shows, a substantial savings in the total number of resource assets required results through reassigning the function threads to the Q, R, R, S, and T resource assets as governed by the current mission segment.

In an electronic radio system designed using independent resource assets for each function thread, a total of nine resource assets are required. However, in the present real-time reprogrammable electronic radio system, only five asset 5 resources are required. A substantial decrease in the total number of resource assets leads to a direct decrease in the size, weight, power and cost requirements of the electronic radio system.

In operation, the processor 428 receives a radio 10 function set selection signal over the radio network bus, for example. The radio function set selection signal indicates to the processor 428 which radio function threads are presently required. The processor 428 may receive the radio function set selection signal from the designated master 15 processor control software 440, residing in the same or another slice processor, that tracks the current mission segment of the aircraft. Alternatively, the radio function set selection signal may be received over the avionics interface in response to a pilot override or selection 20 switch.

Re-programmability of resource assets also leads to increased fault tolerance for critical radio functions. A

resource asset that fails may be circumvented by the processor 428 through RF and switching control signals that implement an alternate radio function thread that avoids the failed resource asset. This reconfiguration is set into motion by the master processor control software 440 which maintains knowledge of all assets' health and activity, along with function priority lists. Depending on the total number of radio functions that may be implemented and the number of radio functions used in the current mission segment, re-threading a critical radio function may cause a non-critical (or lower priority critical) radio function to become unavailable. Priorities among the various radio functions of each mission segment may be pre-programmed in the master processor control software 440 before a mission, with radio functions re-threaded according to their priorities. Alternatively, the pilot may also assign or override priorities for the radio functions in real time using a radio function demand switch assigned to any desired radio function.

Turning now to Figure 5, that figure shows a flowchart 500 of a method for controlling a set of resource assets in an electronic radio system. At step 502, the radio functions

required during a first mission segment for the aircraft are determined. Similarly, the radio functions required during a second mission segment for the aircraft are determined (step 504).

5 At step 506, a set of resource assets are configured to realize the first mission segment radio functions when the aircraft is operating in the first mission segment. As noted above, the configuration may include generating RF control signals and switching control signals to create radio 10 function threads. Subsequently, when the aircraft is operating in a second mission segment, the resource assets are reconfigured to realize the second mission segment radio functions (step 508). This process is continued for all other mission segments.

15 With reference to Figure 6, that figure shows a flowchart 600 of a method for designing an electronic radio system. At step 602, a first, second and all mission segments are defined. Next, at step 604, the radio functions required in each of the mission steps are determined.

20 An asset resource allocation is performed to determine which asset resources are needed for the first mission segment radio functions and which asset resources are needed

for the second and all remaining mission segment radio functions (step 606). Next, the interconnection of resource assets through switching hardware is specified (step 608). The resource assets are connected such that all of the first 5 mission segment radio functions are realizable during the first mission segment and all of the second mission segment radio functions are realizable during the second and all remaining mission segments.

At the resource asset minimization step 610, a minimal 10 set of resource assets is determined (using e.g., a minimization algorithm), such that all of the radio functions associated with any one of the mission segments are simultaneously realizable using the minimal set of resource assets. Then, as additional mission segments occur, the 15 processor 428 reprograms the radio function threads to implement the radio functions required in each additional mission segment. Because the number of resource assets has been minimized, the electronic radio system includes no unnecessary duplication of resource assets.

20 Turning now to Figure 7, that figure shows a transceiver-processor building block 700, which is the primary focus of this invention. The building block 700

includes a processor 702 coupled to multiple transceivers 704, 706, 708, 710. A radio network bus 712 connects to the processor 702 from outside the multifunction slice boundary 714 through the radio network bus connector 716. The 5 building block 700 may be a physical hardware unit that may be inserted into a multifunction slice, for example. More generally, however, the building block 700 represents a design unit that an electronic radio system designer may, for example, retrieve from a CAD library when designing a new 10 electronic radio system.

Inphase and Quadrature (IQ) interfaces 718, 720, 722, and 724 connect the processor 702 to the transceivers 704-710. The IQ interfaces 718-724, however, may be replaced with other data interfaces suitable for the particular 15 modulation technique that the processor 702 employs and/or the type of implementation used for the transceivers 704-710. The building block 700 includes a local RF control bus 726 that also connects the processor 702 to the transceivers 704-710 and leaves the block 700 to control an antenna 20 interface/transmitter unit that is within a slice, for example. Additionally, an external control bus 728 connects to the processor 702 to control assets outside of the

building block 700 and is accessible from outside the multifunction slice boundary 714 through the external control bus connector 730. Each transceiver 704-710 includes a RF input (e.g., the RF input 732) and a carrier output (e.g., 5 the carrier output 734) that connect to, for example, an antenna interface switch/transmitter unit.

The processor 702 preferably includes imbedded cryptographic support for each transceiver 704-710 in the transmit and receive directions. In one embodiment, the 10 processor 702 executes cryptographic support software from program memory to accomplish encryption and decryption. The result is that all data Red/Black isolation and multi-level security features are all implemented within the processor 702, simplifying the overall security maintenance 15 implementation. In an alternate embodiment, dedicated cryptographic circuits are connected to the processor 702 and the transceivers 704-710 to handle encryption and decryption. The type of encryption applied is driven by the particular application in which the building block is used, and may 20 include, for example, support for the following encryption standards: KGV-8, KGV-10, KGV-11, KGV-23, KG-84A, KGR-96, KY-58, and Havequick Applique.

The processor 702 performs control, high-rate modem and message protocol functions for the multifunction slice in which it resides. The high-rate modem functions include preprocessing, signal processing, data processing, and 5 cryptographic processing for simultaneously implementing multiple radio functions. Thus, a single transceiver-processor building block 702 localizes the processing that, in the past, was distributed among numerous separate modules. Such localization may be implemented using high speed analog 10 to digital converters, high clock speed digital signal processors (DSPS), high density Field Programmable Gate Arrays (FPGAs), high density memories, integrated cryptoprocessors, and common off the shelf bus devices. Message protocol functions include message filtering and 15 routing functionality.

The processor 702 communicates outside of its multifunction slice over the radio network bus 712. To this end, the radio network bus 712 may be implemented as a common off the shelf bus, such as an IEEE-1394 bus. Because the 20 radio network bus 712 travels between multifunction slices, the network bus is used for inter-slice communication, command, and coordination.

In particular, the radio network bus 712 carries in most instances unencrypted, and possibly sensitive, information. The unencrypted information may include, as examples, voice, data, transmission coordination data, and radio relay data.

5 Voice and data includes voice and data communications recovered from, or for transmission through, the transceivers 704-710. The transmission coordination data includes information concerning the ongoing operation of other multifunction slices so that the processor 702 is aware of 10 the available assets or in-use communications frequencies and communication threads to mitigate and remove any possible composite interference or RF asset conflict problems.. Relay data includes information sent by another multifunction slice to the processor 702 for retransmission between radio bands 15 or reprocessing.

The radio network bus 712 is preferably isolated from the local RF control bus 726, and the external control bus 728, using, for example, electromagnetic shielding 736. Isolating the network bus 712 in this manner helps to prevent 20 unencrypted or generally sensitive information from radiating through the transceivers 704-710 or antennas directly into space. The extremely important separation of Red and Black

data is implemented and controlled within the processor 702, which also provides Tempest boundary control.

The transceivers 704-710 are preferably independently tunable over a wide range of frequencies and locally 5 implement intermediate frequency, signal bandwidth, and gain characteristics, digitization of incoming RF signals, analog conversion of outgoing RF signals, and filtering of the incoming and outgoing RF signals before or after digitization. In order to control the transceivers, the 10 local RF control bus 726 carries control information from the processor 702. To this end, the processor 702 may provide, for example, intermediate frequency bandwidth and intermediate frequency gain characteristic configuration 15 information for each transceiver 704-710 as determined by the predetermined need for communication threads.

The local RF control bus 726 is isolated inside the multifunction slice, and controls only the assets within it's assigned slices. In other words, the local RF control bus 726 is not directly accessible from outside the multifunction 20 slice that incorporates the building block 714. While information on the local RF control bus 726 may eventually work its way outside the multifunction slice after being

"sanitized" by the processor 702 and through the radio network bus 712, no direct access to the local RF control bus 726 is provided.

With regard to the external control bus 728, however, 5 the external control bus 728 may leave the multifunction slice and connect to external assets. As examples, the external control bus 728 may carry antenna and interferometer switch configuration information. Such information may be used to configure an antenna for steering an antenna beam for 10 data link communications, for example.

Turning next to Figure 8, that figure shows a flow diagram 800 for configuring and operating a transceiver-processor building block in the transmit mode for secure and anti-jam communications. At step 802, a multifunction slice 15 is provided that includes a transceiver-processor building block as described above (i.e., including several transceivers coupled to a processor). Next, the method communicates preferably unencrypted data over a radio network bus to the processor (step 804). As noted above, the radio 20 network bus is accessible directly from outside the multifunction slice.

Continuing at step 806, the processor processes the data received over the radio network bus to encrypt and modulate the data, and form ECCM control data. The processor then communicates the control data to the transceivers over the 5 local RF control bus (step 808). As noted above, the local RF control bus is inaccessible directly from outside the multifunction slice. Furthermore, as noted above, an external control bus may communicate antenna control data directly to an antenna outside the multifunction slice (step 10 810). For reception, the process is reversed.

Thus, the transceiver-processor building block 700 provides multiple channel radio capability that may be programmed using the radio network bus 712 and local RF control bus 726 to perform transceiver, digital processing, 15 and cryptographic functions for a wide range of electronic radio functions. Thus, the complex and costly federated (i.e., custom) design approach to prior radio systems is avoided. In other words, the transceiver-building block 700 provides a single design unit that eliminates the need for 20 multiple receiver, transmitter, pre-processor, signal processors, data processors, and cryptographic processors used in the past.

Note also that including cryptographic processing within the processor 702 allows the building block 700 to provide complete separation between the radio network bus 712, which contains Red (sensitive) data and the local RF control bus 5 726, which is connected to Black assets capable of radiation. In other words data received over the radio network bus 712 need not be propagated elsewhere before transmission, particularly not near areas of the electronic radio system that may cause the network bus data to be radiated into 10 space. Furthermore, the independent IQ interfaces 718-724 and local RF control bus 726 greatly decreases interdependencies among radio functions, reduces the impact to the complete electronic radio system when a new radio function is added, limits radio system impacts that might 15 otherwise be caused by an internal transceiver-processor building block failure propagating effects to other parts of the radio system, and simplifies integration and test during the development cycle.

While the invention has been described with reference to 20 a preferred embodiment, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the

scope of the invention. In addition, many modifications may be made to adapt a particular step, structure, or material to the teachings of the invention without departing from its scope. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed, but that the invention will include all embodiments falling within the scope of the appended claims.

What is claimed is:

1       1. A transceiver-processor building block for an  
2 electronic radio system multifunction slice, the building  
3 block comprising:

4       a plurality of transceivers;

5       a processor coupled to the transceivers;

6       a local RF control bus inaccessible directly from  
7 outside the multifunction slice and coupled between the  
8 processor and the transceivers;

9       a radio network bus coupled to the processor; and

10      a radio network bus connector coupled to the radio  
11 network bus to provide direct accessibility to the radio  
12 network bus from outside the multifunction slice.

1       2. The building block of claim 1, further comprising  
2 an external control bus coupled to the processor and an  
3 external control bus connector providing direct accessibility  
4 to the external control bus from outside the multifunction  
5 slice.

1       3. The building block of claim 2, wherein the external  
2 control bus carries antenna configuration data.

1       4. The building block of claim 2, wherein the external  
2 control bus carries antenna interferometer configuration data  
3 and beam forming data.

1       5. The building block of claim 4, wherein the radio  
2 network bus transfers transmission coordination data and  
3 voice and user data into and out of the building block.

1       6. The building block of claim 5, wherein the local RF  
2 control bus carries tuning data for the plurality of  
3 transceivers.

1       7. The building block of claim 6, wherein the local RF  
2 control bus carries intermediate frequency bandwidth  
3 information and intermediate frequency gain characteristics  
4 for the plurality of transceivers.

1       8. The building block of claim 1, wherein the radio  
2 network bus carries unencrypted information and is isolated  
3 from the local RF control bus.

1       9. The building block of claim 4, wherein the radio  
2 network bus is isolated from the local RF control bus with  
3 electromagnetic shielding.

1       10. The building block of claim 1, wherein the  
2 processor includes encryption and decryption support for each  
3 transceiver in the plurality of transceivers.

1       11. The building block of claim 1, wherein the  
2 processor includes multilevel security software to control  
3 routing of data.

1       12. The building block of claim 1, further comprising  
2 encryption and decryption support circuitry coupled to the  
3 processor for each transceiver in the plurality of  
4 transceivers.

1       13. The building block of claim 1, wherein the local RF  
2 control bus carries control data from the processor to the  
3 transceivers.

1       14. An electronic radio system multifunction slice for  
2 supporting a predetermined number of communication threads,  
3 the multifunction slice comprising:

4       an RF aperture switch/transmitter interface;

5       a plurality of transceivers coupled to the RF aperture  
6 switch/transmitter interface;

7       a processor coupled to the transceivers;

8       a local RF control bus inaccessible directly from  
9 outside the multifunction slice and coupled between the  
10 processor, the transceivers, and the RF aperture/transmitter  
11 interface;

12      a radio network bus coupled to the processor;

13      a radio network bus connector coupled to the radio  
14 network bus to provide direct accessibility to the radio  
15 network bus from outside the multifunction slice; and

16      an avionics interface coupled to the processor, the  
17 avionics interface providing a core avionics network output  
18 and a core avionics network input.

1       15. The electronic radio slice of claim 14, further  
2 comprising an external control bus coupled to the processor  
3 and an external control bus connector providing direct  
4 accessibility to the external control bus from outside  
5 the multifunction slice.

1       16. The electronic radio slice of claim 14, wherein the  
2 local RF control bus is restricted to carrying control data  
3 information between the processor, the transceivers, and the  
4 RF aperture switch/transmitter interface.

1       17. The electronic radio slice of claim 14, wherein the  
2 radio network bus carries unencrypted information and is  
3 isolated from the local RF control bus.

1       18. The electronic radio slice of claim 17, wherein the  
2 radio network bus transfers transmission coordination data  
3 and voice and user data into and out of the building block,  
4 the local RF control bus carries tuning data for the  
5 plurality of transceivers, and the external control bus  
6 carries antenna configuration data.

1       19. A method for operating a transceiver-processor  
2 building block in an electronic radio system multifunction  
3 slice, the method comprising:

4       providing a plurality of transceivers coupled to a  
5 processor;

6       communicating unencrypted data to the processor over a  
7 radio network bus coupled to the processor, the radio network  
8 bus coupled to a radio network bus connector providing direct

9 accessibility to the radio network bus from outside the  
10 multifunction slice;

11 processing the unencrypted data to form encrypted user  
12 data and control data;

13 processing the encrypted data to form unencrypted user  
14 data and processing the data to form control data; and

15 communicating the control data to the transceivers over  
16 a local RF control bus between the processor and the  
17 transceivers, the local RF control bus inaccessible directly  
18 from outside the multifunction slice, and communicating the  
19 user data to the transceivers over bi-directional baseband  
20 interfaces.

1 20. The method of claim 19, further comprising the step  
2 of communicating antenna configuration data over an external  
3 control bus coupled to the local RF control bus to an antenna  
4 outside the multifunction slice.

1 21. The method of claim 19, further comprising the step  
2 of electrically isolating the network bus from the local RF  
3 control bus.

1       22. The method of claim 21, wherein electrically  
2 isolating comprises electrically isolating with  
3 electromagnetic shielding.

**TRANSCEIVER-PROCESSOR BUILDING  
BLOCK FOR ELECTRONIC RADIO SYSTEMS**

ABSTRACT OF THE DISCLOSURE

A transceiver-processor building block (700) for  
5 implementation of radio systems, an example being used in an  
electronic radio system multifunction slice, includes several  
transceivers (704-710), a processor connected to the  
transceivers (702), and a local RF control bus (726) coupled  
between the processor (702) and the transceivers (704-710).  
10 A radio network bus (716) is also provided and connected to  
the processor (702). The local RF control bus (726) is  
inaccessible directly from outside the multifunction slice.  
In contrast, the radio network bus (716) is accessible  
directly from outside the multifunction slice to allow  
15 "stacking" of multiple slices. The building block (700) may  
also include an external control bus (728) connected to the  
processor (702). An external control bus connector (730)  
then provides direct accessibility to the external control  
bus (728) from outside the multifunction slice.




Fig. 1





Fig. 2



**Fig. 3**





Fig. 4



**Fig. 5**




Fig. 6




Fig. 7




Fig. 8

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **TRANSCEIVER-PROCESSOR BUILDING BLOCK FOR ELECTRONIC RADIO SYSTEMS** the specification of which

X is attached hereto

\_\_\_\_\_ was filed on \_\_\_\_\_ as Application  
Serial No. \_\_\_\_\_ and was amended on  
\_\_\_\_\_.  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

(Number)	(Country)	(Day/Mo./Yr. Filed)	Yes	No
----------	-----------	---------------------	-----	----

**Docket No. 20-0139**

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

None \_\_\_\_\_ (Number) \_\_\_\_\_ (Country) \_\_\_\_\_ (Day/Mo./Yr. Filed) \_\_\_\_\_ (Status)

I hereby appoint as principal attorneys:

Robert W. Keller, Reg. No. 25,347  
Michael S. Yatsko, Reg. No. 28,135  
Connie M. Thousand, Reg. No. 43,191  
William M. Wesley, Reg. No. 26,521

each with full power to prosecute this application, to transact all business in the United States Patent and Trademark Office connected therewith, and to appoint and revoke associate and substitute associate attorneys.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Address all telephone calls to: (310) 812-4910

Address all correspondence to: PATENT COUNSEL  
TRW Inc.  
Space & Electronics Group  
One Space Park, E2/6051  
Redondo Beach, California 90278

Docket No. 20-0139

Full name of sole or first inventor Michael E. Campbell  
Inventor's signature Michael Eugene Campbell Date: August 29, 2000  
Residence San Diego, California  
Citizenship United States  
Post Office Address 14252 Manzella Drive, San Diego, California 92129